NXP Semiconductors LPC2917 Manual de instrucciones

DRAFT

DRAFT DRAFT DR

DRAFT DRAFT DRAFT DRAF

DRAFT DRAFT DRAFT DRAFT DRAFT D

DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA

1. Introduction

1.1 About this document

This document lists detailed information about the LPC2917/19 device. It focuses on

factual information like pinning, characteristics etc. Short descriptions are used to outline

the concept of the features and functions. More details and background on developing

applications for this device are given in the LPC2917/19 User Manual (see Ref. 1). No

explicit references are made to the User Manual.

1.2 Intended audience

This document is written for engineers evaluating and/or developing systems, hard-

and/or software for the LPC2917/19. Some basic knowledge of ARM processors and

architecture and ARM968E-S in particular is assumed (see Ref. 2).

2. General description

2.1 Architectural overview

The LPC2917/19 consists of:

•An ARM968E-S processor with real-time emulation support

•An AMBA multi-layer Advanced High-performance Bus (AHB) for interfacing to the

on-chip memory controllers

•Two DTL buses (a universal NXP interface) for interfacing to the interrupt controller

and the Power, Clock and Reset Control cluster (also called subsystem)

•Three VLSI Peripheral Buses (VPB - a compatible superset of ARM's AMBA

advanced peripheral bus) for connection to on-chip peripherals clustered in

subsystems.

The LPC2917/19 configures the ARM968E-S processor in little-endian byte order. All

peripherals run at their own clock frequency to optimize the total system power

consumption. The AHB2VPB bridge used in the subsystems contains a write-ahead buffer

one transaction deep. This implies that when the ARM968E-S issues a buffered write

action to a register located on the VPB side of the bridge, it continues even though the

actual write may not yet have taken place. Completion of a second write to the same

subsystem will not be executed until the first write is finished.

LPC2917/19

ARM9 microcontroller with CAN and LIN

Rev. 1.01 — 15 November 2007 Preliminary data sheet

DRAFT

DRAFT DRAFT DR

DRAFT DRAFT DRAFT DRAF

DRAFT DRAFT DRAFT DRAFT DRAFT D

DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA

Preliminary data sheet Rev. 1.01 — 15 November 2007 2 of 68

NXP Semiconductors LPC2917/19

ARM9 microcontroller with CAN and LIN

2.2 ARM968E-S processor

The ARM968E-S is a general purpose 32-bit RISC processor, which offers high

performance and very low power consumption. The ARM architecture is based on

Reduced Instruction Set Computer (RISC) principles, and the instruction set and related

decode mechanism are much simpler than those of micro-programmed Complex

Instruction Set Computers (CISC). This simplicity results in a high instruction throughput

and impressive real-time interrupt response from a small and cost-effective controller

core.

Amongst the most compelling features of the ARM968E-S are:

•Separate directly connected instruction and data Tightly Coupled Memory (TCM)

interfaces

•Write buffers for the AHB and TCM buses

•Enhanced 16 x 32 multiplier capable of single-cycle MAC operations and 16-bit fixed-

point DSP instructions to accelerate signal-processing algorithms and applications.

Pipeline techniques are employed so that all parts of the processing and memory systems

can operate continuously. The ARM968E-S is based on the ARMv5TE five-stage pipeline

architecture. Typically, in a three-stage pipeline architecture, while one instruction is being

executed its successor is being decoded and a third instruction is being fetched from

memory. In the five-stage pipeline additional stages are added for memory access and

write-back cycles.

The ARM968E-S processor also employs a unique architectural strategy known as

THUMB, which makes it ideally suited to high-volume applications with memory

restrictions or to applications where code density is an issue.

The key idea behind THUMB is that of a super-reduced instruction set. Essentially, the

ARM968E-S processor has two instruction sets:

•Standard 32-bit ARMv5TE set

•16-bit THUMB set

The THUMB set's 16-bit instruction length allows it to approach twice the density of

standard ARM code while retaining most of the ARM's performance advantage over a

traditional 16-bit controller using 16-bit registers. This is possible because THUMB code

operates on the same 32-bit register set as ARM code.

THUMB code can provide up to 65 % of the code size of ARM, and 160 % of the

performance of an equivalent ARM controller connected to a 16-bit memory system.

The ARM968E-S processor is described in detail in the ARM968E-S data sheet Ref. 2.

2.3 On-chip flash memory system

The LPC2917/19 includes a 512 kB or 768 kB flash memory system. This memory can be

used for both code and data storage. Programming of the flash memory can be

accomplished in several ways. It may be programmed in-system via a serial port; e.g.

CAN.

DRAFT

DRAFT DRAFT DR

DRAFT DRAFT DRAFT DRAF

DRAFT DRAFT DRAFT DRAFT DRAFT D

DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA

Preliminary data sheet Rev. 1.01 — 15 November 2007 3 of 68

NXP Semiconductors LPC2917/19

ARM9 microcontroller with CAN and LIN

2.4 On-chip static RAM

In addition to the two 16 kB TCMs the LPC2917/19 includes two static RAM memories:

one of 32 kB and one of 16 kB. Both may be used for code and/or data storage. Each

internal SRAM has its own controller, so both memories can be accessed simultaneously

from different AHB system bus layers.

3. Features

3.1 General

ARM968E-S processor at 80 MHz maximum

Multi-layer AHB system bus at 80 MHz with three separate layers

On-chip memory:

Two Tightly Coupled Memories (TCM), 16 kB Instruction (ITCM), 16 kB Data TCM

(DTCM)

Two separate internal Static RAM (SRAM) instances; 32 kB SRAM and 16 kB

SRAM

Up to 768 kB flash-program memory

Two-channel CAN controller supporting Full-CAN and extensive message filtering

Two LIN master controllers with full hardware support for LIN communication

Two 550 UARTs with 16-byte Tx and Rx FIFO depths

Three full-duplex Q-SPIs with four slave-select lines; 16 bits wide; 8 locations deep; Tx

FIFO and Rx FIFO

Four 32-bit timers each containing four capture-and-compare registers linked to I/Os

32-bit watchdog with timer change protection, running on safe clock.

Up to 108 general-purpose I/O pins with programmable pull-up, pull-down or bus

keeper

Vectored Interrupt Controller (VIC) with 16 priority levels

Two 8-channel 10-bit ADCs provide a total of up to 16 analog inputs, with conversion

times as low as 2.44 μs per channel. Each channel provides a compare function to

minimize interrupts

Up to 24 level-sensitive external interrupt pins, including CAN and LIN wake- up

features

External Static Memory Controller (SMC) with eight memory banks; up to 32-bit data

bus; up to 24-bit address bus

Processor wake-up from power-down via external interrupt pins; CAN or LIN activity

Flexible Reset Generator Unit (RGU) able to control resets of individual modules

Flexible Clock-Generation Unit (CGU) able to control clock frequency of individual

modules

On-chip very low-power ring oscillator; fixed frequency of 0.4 MHz; always on to

provide a Safe_Clock source for system monitoring

On-chip crystal oscillator with operating range from 10 MHz to 50 MHz - max. PLL

input 15 MHz

On-chip PLL allows CPU operation up to a maximum CPU rate of 80 MHz

Generation of up to 10 base clocks

Seven fractional dividers

DRAFT

DRAFT DRAFT DR

DRAFT DRAFT DRAFT DRAF

DRAFT DRAFT DRAFT DRAFT DRAFT D

DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA

Preliminary data sheet Rev. 1.01 — 15 November 2007 4 of 68

NXP Semiconductors LPC2917/19

ARM9 microcontroller with CAN and LIN

Highly configurable system Power Management Unit (PMU),

clock control of individual modules

allows minimization of system operating power consumption in any configuration

Standard ARM test and debug interface with real-time in-circuit emulator

Boundary-scan test supported

Dual power supply:

CPU operating voltage: 1.8 V ± 5%

I/O operating voltage: 2.7 V to 3.6 V; inputs tolerant up to 5.5 V

144-pin LQFP package

−40 °C to 85 °C ambient operating temperature range

4. Ordering information

4.1 Ordering options

Table 1. Ordering information

Type number Package

Name Description Version

LPC2917FBD144 LQFP144 plastic low profile quad flat package; 144 leads; body 20 ×20 ×1.4 mm, pin

pitch 0.5 mm SOT486-1

LPC2919FBD144 LQFP144 plastic low profile quad flat package; 144 leads; body 20 ×20 ×1.4 mm, pin

pitch 0.5 mm SOT486-1

Table 2. Part options

Type number Flash memory

(kB) RAM (kB) SMC LIN 2.0 Package

LPC2917FBD144 512 80 (incl TCMs) 32-bit 2 LQFP144

LPC2919FBD144 768 80 (incl TCMs) 32-bit 2 LQFP144

DRAFT

DRAFT DRAFT DR

DRAFT DRAFT DRAFT DRAF

DRAFT DRAFT DRAFT DRAFT DRAFT D

DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA

Preliminary data sheet Rev. 1.01 — 15 November 2007 5 of 68

NXP Semiconductors LPC2917/19

ARM9 microcontroller with CAN and LIN

5. Block diagram

Fig 1. LPC2917/19 block diagram

IEEE 1149.1 JTAG TEST and

DEBUG INTERFACE

LPC2917/19

DTCM

16 Kb

ITCM

16 Kb ARM968E-S

Multi-layer AHB

system bus

m = master port

s = slave port

External Static Memory

Controller (SMC)

Embedded

SRAM Memory 32 Kb

SRAM Controller #0

Embedded

FLASH Memory

512/768 Kb

FLASH Memory Controller (FMC) Embedded

SRAM Memory 16 Kb

SRAM Controller #1

GLOBAL ACCEPTANCE

FILTER

2 Kbyte Static RAM

LIN MASTER 0/1

CAN Controller

0, 1

Vectored Interrupt

Controller (VIC)

AHB2VPB

Bridge AHB2DTL

Bridge

Modulation and Sampling

Control Subsystem

PWM 0, 1, 2, 3

ADC 1, 2

Timer 0, 1 (MTMR)

AHB2VPB

Bridge

Power Clock Reset

Control Subsystem

Power Management Unit (PMU)

Reset Generation Unit (RGU)

Clock Generation Unit (CGU)

AHB2DTL

Bridge

General Subsystem

Event Router (ER)

System Control Unit (SCU)

Chip Feature ID (CFID)

AHB2VPB

Bridge

Peripheral Subsystem

General Purpose IO (GPIO)

0, 1, 2, 3

Timer (TMR)

0, 1, 2, 3

Watchdog Timer (WDT)

UART 0, 1

AHB2VPB

Bridge

SPI 0, 1, 2

DRAFT

DRAFT DRAFT DR

DRAFT DRAFT DRAFT DRAF

DRAFT DRAFT DRAFT DRAFT DRAFT D

DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA

Preliminary data sheet Rev. 1.01 — 15 November 2007 6 of 68

NXP Semiconductors LPC2917/19

ARM9 microcontroller with CAN and LIN

6. Pinning information

6.1 Pinning

6.2 Pin description

6.2.1 General description

The LPC2917/19 has up to four ports: two of 32 pins each, one of 28 pins and one of 16

pins. The pin to which each function is assigned is controlled by the SFSP registers in the

SCU. The functions combined on each port pin are shown in the pin description tables in

this section.

6.2.2 LQFP144 pin assignment

Fig 2. Pin configuration for SOT486-1 (LQFP144)

LPC2917FBD144

LPC2919FBD144

108

144

109

144PINS

Table 3. LQFP144 pin assignment

Symbol Pin Description

Function 0 (default) Function 1 Function 2 Function 3

TDO 1 IEEE 1149.1 test data out

P2.21 2 GPIO 2, pin 21 - PWM2 CAP1 EXTBUS D19

P0.24 3 GPIO 0, pin 24 UART1 TxD CAN1 TxD SPI2 SCS0

P0.25 4 GPIO 0, pin 25 UART1 RxD CAN1 RxD SPI2 SDO

P0.26 5 GPIO 0, pin 26 - - SPI2 SDI

P0.27 6 GPIO 0, pin 27 - - SPI2 SCK

P0.28 7 GPIO 0, pin 28 - TIMER0 CAP0 TIMER0 MAT0

P0.29 8 GPIO 0, pin 29 - TIMER0 CAP1 TIMER0 MAT1

VDD(IO) 9 3.3 V power supply for I/O

P2.22 10 GPIO 2, pin 22 - PWM2 CAP2 EXTBUS D20

P2.23 11 GPIO 2, pin 23 - PWM3 CAP0 EXTBUS D21

P3.6 12 GPIO 3, pin 6 SPI0 SCS3 PWM1 MAT0 LIN1 TxD

P3.7 13 GPIO 3, pin 7 SPI2 SCS1 PWM1 MAT1 LIN1 RxD

P0.30 14 GPIO 0, pin 30 - TIMER0 CAP2 TIMER0 MAT2

P0.31 15 GPIO 0, pin 31 - TIMER0 CAP3 TIMER0 MAT3

DRAFT

DRAFT DRAFT DR

DRAFT DRAFT DRAFT DRAF

DRAFT DRAFT DRAFT DRAFT DRAFT D

DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA

Preliminary data sheet Rev. 1.01 — 15 November 2007 7 of 68

NXP Semiconductors LPC2917/19

ARM9 microcontroller with CAN and LIN

P2.24 16 GPIO 2, pin 24 - PWM3 CAP1 EXTBUS D22

P2.25 17 GPIO 2, pin 25 - PWM3 CAP2 EXTBUS D23

VDD(CORE) 18 1.8 V power supply for digital core

VSS(CORE) 19 ground for digital core

P1.31 20 GPIO 1, pin 31 TIMER0 CAP1 TIMER0 MAT1 EXTINT5

VSS(IO) 21 ground for I/O

P1.30 22 GPIO 1, pin 30 TIMER0 CAP0 TIMER0 MAT0 EXTINT4

P3.8 23 GPIO 3, pin 8 SPI2 SCS0 PWM1 MAT2 -

P3.9 24 GPIO 3, pin 9 SPI2 SDO PWM1 MAT3 -

P1.29 25 GPIO 1, pin 29 TIMER1 CAP0, EXT

START PWM TRAP0 PWM3 MAT5

P1.28 26 GPIO 1, pin 28 TIMER1 CAP1,ADC1

EXT START PWM TRAP1 PWM3 MAT4

P2.26 27 GPIO 2, pin 26 TIMER0 CAP2 TIMER0 MAT2 EXTINT6

P2.27 28 GPIO 2, pin 27 TIMER0 CAP3 TIMER0 MAT3 EXTINT7

P1.27 29 GPIO 1, pin 27 TIMER1 CAP2, ADC2

EXT START PWM TRAP2 PWM3 MAT3

P1.26 30 GPIO 1, pin 26 PWM2 MAT0 PWM TRAP3 PWM3 MAT2

VDD(IO) 31 3.3 V power supply for I/O

P1.25 32 GPIO 1, pin 25 PWM1 MAT0 - PWM3 MAT1

P1.24 33 GPIO 1, pin 24 PWM0 MAT0 - PWM3 MAT0

P1.23 34 GPIO 1, pin 23 UART0 RxD - EXTBUS CS5

P1.22 35 GPIO 1, pin 22 UART0 TxD - EXTBUS CS4

TMS 36 IEEE 1149.1 test mode select, pulled up internally.

TCK 37 IEEE 1149.1 test clock

P1.21 38 GPIO 1, pin 21 TIMER3 CAP3 TIMER1 CAP3,

MSCSS PAUSE EXTBUS D7

P1.20 39 GPIO 1, pin 20 TIMER3 CAP2 SPI0 SCS1 EXTBUS D6

P1.19 40 GPIO 1, pin 19 TIMER3 CAP1 SPI0 SCS2 EXTBUS D5

P1.18 41 GPIO 1, pin 18 TIMER3 CAP0 SPI0 SDO EXTBUS D4

P1.17 42 GPIO 1, pin 17 TIMER2 CAP3 SPI0 SDI EXTBUS D3

VSS(IO) 43 ground for I/O

P1.16 44 GPIO 1, pin 16 TIMER2 CAP2 SPI0 SCK EXTBUS D2

P2.0 45 GPIO 2, pin 0 TIMER2 MAT0 PWM TRAP3 EXTBUS D8

P2.1 46 GPIO 2, pin 1 TIMER2 MAT1 PWM TRAP2 EXTBUS D9

P3.10 47 GPIO 3, pin 10 SPI2 SDI PWM1 MAT4 -

P3.11 48 GPIO 3, pin 11 SPI2 SCK PWM1 MAT5 -

P1.15 49 GPIO 1, pin 15 TIMER2 CAP1 SPI0 SCS0 EXTBUS D1

P1.14 50 GPIO 1, pin 14 TIMER2 CAP0 SPI0 SCS3 EXTBUS D0

P1.13 51 GPIO 1, pin 13 EXTINT3 - EXTBUS WEN

P1.12 52 GPIO 1, pin 12 EXTINT2 - EXTBUS OEN

Table 3. LQFP144 pin assignment …continued

Symbol Pin Description

Function 0 (default) Function 1 Function 2 Function 3

DRAFT

DRAFT DRAFT DR

DRAFT DRAFT DRAFT DRAF

DRAFT DRAFT DRAFT DRAFT DRAFT D

DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA

Preliminary data sheet Rev. 1.01 — 15 November 2007 8 of 68

NXP Semiconductors LPC2917/19

ARM9 microcontroller with CAN and LIN

VDD(IO) 53 3.3 V power supply for I/O

P2.2 54 GPIO 2, pin 2 TIMER2 MAT2 PWM TRAP1 EXTBUS D10

P2.3 55 GPIO 2, pin 3 TIMER2 MAT3 PWM TRAP0 EXTBUS D11

P1.11 56 GPIO 1, pin 11 SPI1 SCK - EXTBUS CS3

P1.10 57 GPIO 1, pin 10 SPI1 SDI - EXTBUS CS2

P3.12 58 GPIO 3, pin 12 SPI1 SCS0 EXTINT4 -

VSS(CORE) 59 ground for digital core

VDD(CORE) 60 1.8 V power supply for digital core

P3.13 61 GPIO 3, pin 13 SPI1 SDO EXTINT5 -

P2.4 62 GPIO 2, pin 4 TIMER1 MAT0 EXTINT0 EXTBUS D12

P2.5 63 GPIO 2, pin 5 TIMER1 MAT1 EXTINT1 EXTBUS D13

P1.9 64 GPIO 1, pin 9 SPI1 SDO LIN1 RxD EXTBUS CS1

VSS(IO) 65 ground for I/O

P1.8 66 GPIO 1, pin 8 SPI1 SCS0 LIN1 TxD EXTBUS CS0

P1.7 67 GPIO 1, pin 7 SPI1 SCS3 UART1 RxD EXTBUS A7

P1.6 68 GPIO 1, pin 6 SPI1 SCS2 UART1 TxD EXTBUS A6

P2.6 69 GPIO 2, pin 6 TIMER1 MAT2 EXTINT2 EXTBUS D14

P1.5 70 GPIO 1, pin 5 SPI1 SCS1 PWM3 MAT5 EXTBUS A5

P1.4 71 GPIO 1, pin 4 SPI2 SCS2 PWM3 MAT4 EXTBUS A4

TRSTN 72 IEEE 1149.1 test reset NOT; active LOW; pulled up internally

RSTN 73 asynchronous device reset; active LOW; pulled up internally

VSS(OSC) 74 ground for oscillator

XOUT_OSC 75 crystal out for oscillator

XIN_OSC 76 crystal in for oscillator

VDD(OSC) 77 1.8 V supply for oscillator

VSS(PLL) 78 ground for PLL

P2.7 79 GPIO 2, pin 7 TIMER1 MAT3 EXTINT3 EXTBUS D15

P3.14 80 GPIO 3, pin 14 SPI1 SDI EXTINT6 CAN0 TxD

P3.15 81 GPIO 3, pin 15 SPI1 SCK EXTINT7 CAN0 RxD

VDD(IO) 82 3.3 V power supply for I/O

P2.8 83 GPIO 2, pin 8 - PWM0 MAT0 SPI0 SCS2

P2.9 84 GPIO 2, pin 9 - PWM0 MAT1 SPI0 SCS1

P1.3 85 GPIO 1, pin 3 SPI2 SCS1 PWM3 MAT3 EXTBUS A3

P1.2 86 GPIO 1, pin 2 SPI2 SCS3 PWM3 MAT2 EXTBUS A2

P1.1 87 GPIO 1, pin 1 EXTINT1 PWM3 MAT1 EXTBUS A1

VSS(CORE) 88 ground for digital core

VDD(CORE) 89 1.8 V power supply for digital core

P1.0 90 GPIO 1, pin 0 EXTINT0 PWM3 MAT0 EXTBUS A0

P2.10 91 GPIO 2, pin 10 - PWM0 MAT2 SPI0 SCS0

P2.11 92 GPIO 2, pin 11 - PWM0 MAT3 SPI0 SCK

Table 3. LQFP144 pin assignment …continued

Symbol Pin Description

Function 0 (default) Function 1 Function 2 Function 3

DRAFT

DRAFT DRAFT DR

DRAFT DRAFT DRAFT DRAF

DRAFT DRAFT DRAFT DRAFT DRAFT D

DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA

Preliminary data sheet Rev. 1.01 — 15 November 2007 9 of 68

NXP Semiconductors LPC2917/19

ARM9 microcontroller with CAN and LIN

P0.0 93 GPIO 0, pin 0 - CAN0 TxD EXTBUS D24

VSS(IO) 94 ground for I/O

P0.1 95 GPIO 0, pin 1 - CAN0 RxD EXTBUS D25

P0.2 96 GPIO 0, pin 2 - PWM0 MAT0 EXTBUS D26

P0.3 97 GPIO 0, pin 3 - PWM0 MAT1 EXTBUS D27

P3.0 98 GPIO 3, pin 0 - PWM2 MAT0 EXTBUS CS6

P3.1 99 GPIO 3, pin 1 - PWM2 MAT1 EXTBUS CS7

P2.12 100 GPIO 2, pin 12 - PWM0 MAT4 SPI0 SDI

P2.13 101 GPIO 2, pin 13 - PWM0 MAT5 SPI0 SDO

P0.4 102 GPIO 0, pin 4 - PWM0 MAT2 EXTBUS D28

P0.5 103 GPIO 0, pin 5 - PWM0 MAT3 EXTBUS D29

VDD(IO) 104 3.3 V power supply for I/O

P0.6 105 GPIO 0, pin 6 - PWM0 MAT4 EXTBUS D30

P0.7 106 GPIO 0, pin 7 - PWM0 MAT5 EXTBUS D31

VDD(A3V3) 107 3.3 V power supply for AD Converters

JTAGSEL 108 TAP controller select input; LOW-level selects the ARM debug mode; HIGH-level selects

boundary scan and flash programming; pulled up internally

NC 109 -

VREFP 110 HIGH reference for AD Converters

VREFN 111 LOW reference for AD Converters

P0.8 112 GPIO 0, pin 8 ADC1 IN0 LIN0 TxD EXTBUS A20

P0.9 113 GPIO 0, pin 9 ADC1 IN1 LIN0 RxD EXTBUS A21

P0.10 114 GPIO 0, pin 10 ADC1 IN2 PWM1 MAT0 EXTBUS A8

P0.11 115 GPIO 0, pin 11 ADC1 IN3 PWM1 MAT1 EXTBUS A9

P2.14 116 GPIO 2, pin 14 - PWM0 CAP0 EXTBUS BLS0

P2.15 117 GPIO 2, pin 15 - PWM0 CAP1 EXTBUS BLS1

P3.2 118 GPIO 3, pin 2 TIMER3 MAT0 PWM2 MAT2 -

VSS(IO) 119 ground for I/O

P3.3 120 GPIO 3, pin 3 TIMER3 MAT1 PWM2 MAT3 -

P0.12 121 GPIO 0, pin 12 ADC1 IN4 PWM1 MAT2 EXTBUS A10

P0.13 122 GPIO 0, pin 13 ADC1 IN5 PWM1 MAT3 EXTBUS A11

P0.14 123 GPIO 0, pin 14 ADC1 IN6 PWM1 MAT4 EXTBUS A12

P0.15 124 GPIO 0, pin 15 ADC1 IN7 PWM1 MAT5 EXTBUS A13

P0.16 125 GPIO 0, pin 16 ADC2 IN0 UART0 TXD EXTBUS A22

P0.17 126 GPIO 0, pin 17 ADC2 IN1 UART0 RXD EXTBUS A23

VDD(CORE) 127 1.8 V power supply for digital core

VSS(CORE) 128 ground for digital core

P2.16 129 GPIO 2, pin 16 UART1 TxD PWM0 CAP2 EXTBUS BLS2

P2.17 130 GPIO 2, pin 17 UART1 RxD PWM1 CAP0 EXTBUS BLS3

VDD(IO) 131 3.3 V power supply for I/O

Table 3. LQFP144 pin assignment …continued

Symbol Pin Description

Function 0 (default) Function 1 Function 2 Function 3

DRAFT

DRAFT DRAFT DR

DRAFT DRAFT DRAFT DRAF

DRAFT DRAFT DRAFT DRAFT DRAFT D

DRAFT DRAFT DRAFT DRAFT DRAFT DRAFT DRA

Preliminary data sheet Rev. 1.01 — 15 November 2007 10 of 68

NXP Semiconductors LPC2917/19

ARM9 microcontroller with CAN and LIN

7. Functional description

7.1 Reset, debug, test and power description

7.1.1 Reset and power-up behavior

The LPC2917/19 contains external reset input and internal power-up reset circuits. This

ensures that a reset is extended internally until the oscillators and flash have reached a

stable state. See Section 11 for trip levels of the internal power-up reset circuit1. See

Section 12 for characteristics of the several start-up and initialization times. Table 4 shows

the reset pin.

At activation of the RSTN pin the JTAGSEL pin is sensed as logic LOW. If this is the case

the LPC2917/19 is assumed to be connected to debug hardware, and internal circuits

re-program the source for the BASE_SYS_CLK to be the crystal oscillator instead of the

Low-Power Ring Oscillator (LP_OSC). This is required because the clock rate when

running at LP_OSC speed is too low for the external debugging environment.

7.1.2 Reset strategy

The LPC2917/19 contains a central module, the Reset Generator Unit (RGU) in the

Power, Clock and Reset Control Subsystem (PCRSS), which controls all internal reset

signals towards the peripheral modules. The RGU provides individual reset control as well

as the monitoring functions needed for tracing a reset back to source.

P0.18 132 GPIO 0, pin 18 ADC2 IN2 PWM2 MAT0 EXTBUS A14

P0.19 133 GPIO 0, pin 19 ADC2 IN3 PWM2 MAT1 EXTBUS A15

P3.4 134 GPIO 3, pin 4 TIMER3 MAT2 PWM2 MAT4 CAN1 TxD

P3.5 135 GPIO 3, pin 5 TIMER3 MAT3 PWM2 MAT5 CAN1 RxD

P2.18 136 GPIO 2, pin 18 - PWM1 CAP1 EXTBUS D16

P2.19 137 GPIO 2, pin 19 - PWM1 CAP2 EXTBUS D17

P0.20 138 GPIO 0, pin 20 ADC2 IN4 PWM2 MAT2 EXTBUS A16

P0.21 139 GPIO 0, pin 21 ADC2 IN5 PWM2 MAT3 EXTBUS A17

P0.22 140 GPIO 0, pin 22 ADC2 IN6 PWM2 MAT4 EXTBUS A18

VSS(IO) 141 ground for I/O

P0.23 142 GPIO 0, pin 23 ADC2 IN7 PWM2 MAT5 EXTBUS A19

P2.20 143 GPIO 2, pin 20 - PWM2 CAP0 EXTBUS D18

TDI 144 IEEE 1149.1 data in, pulled up internally.

Table 3. LQFP144 pin assignment …continued

Symbol Pin Description

Function 0 (default) Function 1 Function 2 Function 3

1. Only for 1.8 V power sources

Table 4. Reset pin

Symbol Direction Description

RSTN in external reset input, active LOW; pulled up internally

Este manual sirve para los siguientes modelos

Tabla de contenidos

Otros manuales de Controladores de NXP Semiconductors

NXP Semiconductors

NXP Semiconductors PN7120 Manual de usuario

NXP Semiconductors

NXP Semiconductors PN7150X Manual de usuario

NXP Semiconductors

NXP Semiconductors OM5579 Manual de usuario

NXP Semiconductors

NXP Semiconductors TWR-VF65GS10-PRO Manual de usuario

NXP Semiconductors

NXP Semiconductors LPC1768 Manual de usuario

NXP Semiconductors

NXP Semiconductors MC13224V Manual de usuario

NXP Semiconductors

NXP Semiconductors MPC560xP Guía

NXP Semiconductors

NXP Semiconductors MPC5644A Manual de usuario

NXP Semiconductors

NXP Semiconductors PN7150 Guía

NXP Semiconductors

NXP Semiconductors PT2001 Instrucciones de funcionamiento

NXP Semiconductors

NXP Semiconductors PCA9665 Manual operacional

NXP Semiconductors

NXP Semiconductors ISP1183 Manual de usuario

NXP Semiconductors

NXP Semiconductors MK30DX64VMC7 Manual de usuario

NXP Semiconductors

NXP Semiconductors PN7150 Manual de usuario

NXP Semiconductors

NXP Semiconductors DSP56800E Manual de usuario

NXP Semiconductors

NXP Semiconductors TWR-K60N512 Manual de usuario

NXP Semiconductors

NXP Semiconductors PD3DB1548 PD3.0 type-C Manual de usuario

NXP Semiconductors

NXP Semiconductors 56800E Manual de usuario

NXP Semiconductors

NXP Semiconductors OM5577 Manual de usuario

NXP Semiconductors

NXP Semiconductors PN7150 Manual de usuario

NXP Semiconductors

NXP Semiconductors BLDC Manual de usuario

NXP Semiconductors

NXP Semiconductors freescale 56F8014 Manual de usuario

NXP Semiconductors

NXP Semiconductors PN5331B3HN Manual de usuario

NXP Semiconductors

NXP Semiconductors LPC1311 Manual de usuario

Manuales populares de Controladores de otras marcas

Digiplex

Digiplex DGP-848 Instrucciones de funcionamiento

YASKAWA

YASKAWA SGM series Manual de usuario

Sinope

Sinope Calypso RM3500ZB Manual de usuario

Isimet

Isimet DLA Series Style 2 Manual de instalación

LSIS

LSIS sv-ip5a Manual de usuario

Rockwell Automation

Rockwell Automation 1769-L31 Manual de usuario

Airflow

Airflow Uno hab Manual de usuario

ABB

ABB ACS580-01 drives Manual de usuario

Panasonic

Panasonic GM1 Series Manual de usuario

Emerson

Emerson SW93 Manual de usuario

AutoAqua

AutoAqua Smart ATO micro SATO-120P Manual de usuario

Panasonic

Panasonic FP? Positioning Unit RTEX Manual de usuario

Samson

Samson Type 5824 Manual de servicio

Alpha IP

Alpha IP MIOB 21001 Manual de usuario

Siemens

Siemens OpenAir GMA 1 Series Manual de usuario

Surecom

Surecom SR-629 Manual de usuario

Fishman

Fishman TriplePlay Manual de usuario

Regulus

Regulus SRS1 T Manual de usuario