Texas Instruments LMH1982 Manual de usuario

LMH1982 Evaluation Board

USB Board

USB

Node PC

COP8

USB Current

Sense

USB

Cable

USB 5V

LDOs

LMH1981

LMH1982

I2C

Ref. In

USB

SD_CLK

HD_CLK

I/O

signals

Ext.

H/V In

3.3V and 2.5V

LPF+VCXO

User's Guide

SNOA527A–May 2008–Revised April 2013

AN-1841 LMH1982 Evaluation Board

1 Introduction

The LMH1982 evaluation board was designed by Texas Instruments to evaluate the performance and

operation of the LMH1982 multi-rate video clock and timing generator with the LMH1981 SD/HD video

sync separator. The evaluation board provides input ports to receive analog or digital reference signals,

SMA connector ports to transmit the differential output clocks, and headers to access various input/output

signals. On-board toggle switches allow control over the sync inputs and control inputs, such as device

reset. A USB interface board is also provided to allow programming of the LMH1982 through a PC's USB

port using TI's LMH1982 evaluation software.

Refer to the Evaluation Board Schematic, PCB Layout, and Bill of Materials sections, as well as the

collateral listed in the References section.

1.1 USB Interface Board

Headers X2 and X4 of the USB interface board should be plugged into headers J7 and J11 of the

evaluation board. The USB board's firmware supports the I2C interface, which enables the user to program

the LMH1982 from a PC running the evaluation software. The USB board can also provide 5V from the

PC's USB port to power the LDO regulators on the evaluation board. The block diagram in Figure 1 shows

the connections between the PC, USB board, and evaluation board.

Figure 1. Simplified Block Diagram of the Evaluation Setup

1.2 Power Supplies

The evaluation board requires a 5V supply and ground connection to power the on-board LP38693 LDO

regulators (U1, U2).

To use 5V from the USB port via header J7, shunt pins 1 and 2 of jumper JP3. Refer to Table 1 for the pin

assignment of JP3. If the USB supply is used, make sure that the USB port of the PC is capable of

nominally sourcing 150 mA (0.75W at 5V). When powering the evaluation board, the USB supply voltage

should measure 5V ± 5% at pin 4 of J7.

All trademarks are the property of their respective owners.

SNOA527A–May 2008–Revised April 2013 AN-1841 LMH1982 Evaluation Board

Introduction

www.ti.com

To use an external 5V supply, shunt pins 2 and 3 of JP3 and connect the supply leads to pins 1 and 2 of

header J1.

Table 1. 5V Select Jumper, JP3

Pin #, Location Pin Name

1, Left EXT 5V

2, Center INPUT 5V

3, Right USB 5V

The LP38693 LDO regulators provide clean 3.3V and 2.5V for the evaluation board. If needed, it is

possible to bypass the LDOs and apply external 3.3V and 2.5V supplies to the appropriate pins of J1. See

Table 2 for the pin assignments of J1. Before applying an external 3.3V supply, remove R2 and short JP1.

Similarly, before applying an external 2.5V supply, remove R4 and short JP2. If external supplies are

used, it is recommended to keep the supply noise to within the same levels offered by the on-board LDO

regulators. Refer to the LP38693 datasheet for more information.

Table 2. External Power Header, J1

Pin #, Location Pin Name

1, Left-most EXT 5V

2 GND

3 EXT 3V3

4 GND

5 EXT 2V5

6, Right-most GND

The LMH1982 requires that 3.3V and 2.5V are regulated to within ±5% and have low noise to ensure

optimal output jitter performance. The 27 MHz VCXO also requires a clean 3.3V supply and proper supply

bypassing for optimal performance.

The DVDD (2.5V) and VDD (3.3V) supply voltages of the LMH1982 can be measured at test points TP1

and TP3, respectively. DVDD and VDD supply currents can also measured by removing the 0Ωresistors

from R22 and R3 and then using a current meter in series.

1.3 Reference Ports

The LMH1982 has two reference ports (REF_A and REF_B) with H sync and V sync inputs, which are

used for phase locking the outputs in Genlock mode. The input signals can be measured at test points

TP27, TP28, TP30, and TP31.

1.3.1 Analog Reference Input

An SD or HD analog video signal can be applied to the BNC connector (J2) to extract H and V sync

signals using the LMH1981 (U4) or LMH1980 (U3) video sync separator. The board is originally populated

with the LMH1981, while the option for LMH1980 is not populated (NP) since the sync separators share

common application circuitry. A shunt can be placed on jumper JP4 to enable the low-pass chroma filter,

formed by R24 and C39, to attenuate the subcarrier signal on a composite video input.

The LMH1981 supports any SMPTE-standard SD and HD analog video input with automatic format

detection and outputs a low-jitter H sync signal using 50% sync slicing. The LMH1980 can also support

any SD/HD standards with automatic format detection, but instead uses a fixed-level sync slicing. Refer to

the LMH1981 and LMH1980 datasheets for more information.

The sync separator's output H and V sync signals can be passed to port REF_A of the LMH1982 through

the NC7WZ125 (U7) logic buffer. See Table 3 for the toggle switch definition for SW2, which controls the

operation of the U7 buffer.

2AN-1841 LMH1982 Evaluation Board SNOA527A–May 2008–Revised April 2013

Submit Documentation Feedback

www.ti.com

Introduction

Table 3. Input Select Switch, SW2

ON OFF

• U7 buffer output is in Hi-Z mode • U7 buffer output is enabled

• LMH1981 sync signals is gated off from port REF_A • LMH1981 sync signals are passed to port REF_A

• External input signals can be applied to HIN_A and VIN_A

of header J8

1.3.2 Digital Reference Input

In addition to the analog timing signals from the sync separator, external H and V sync input signals can

be applied to ports REF_A or REF_B via header J8. See Table 4 for the pin assignment of J8. Note:

Before applying external signals to HIN_A and VIN_A, set SW2 = ON to avoid signal conflict with the

LMH1981.

The external reference can have digital timing, such as from an SDI receiver or deserializer, and should

be a recognized timing format listed in Table 3 of the LMH1982 Multi-Rate Video Clock Generator with

Genlock Data Sheet (SNLS289). A 48 kHz audio clock can also be applied to the H sync input to

synchronize the output clocks.

Note: The H input frequency accuracy should be within the absolute pull range (APR) of the 27 MHz

VCXO (e.g. ±50 ppm) in order to phase lock the outputs to the input reference; otherwise, phase lock may

not be achieved.

Table 4. Input Header, J8

Pin # Pin Name Pin # Pin Name

1 GND 8 HIN_A

2 GND 7 VIN_A

3 GND 6 HIN_B

4 GND 5 VIN_B

1.4 Output Clock

The LVDS output SD and HD clocks from the LMH1982 are routed via controlled 100Ωdifferential

impedance lines to edge-mount SMA connectors as indicated in Table 5. If a differential probe will be used

to measure the clocks directly on the board, then the differential lines should be terminated by populating

R37 and R38 with 100Ω. If the SMA connectors will be used to transmit the clock signal, these resistors

should not be populated; and termination should be done at the receiver instead.

To provide compatibility between various differential signaling levels and receivers, the board allows for

AC coupling capacitors C31/C34 and C35/C37 on the SD_CLK and HD_CLK differential pairs. AC

coupling allows for common-mode level translation/shifting at the receiver.

Table 5. LVDS Output Clock Ports, J3 – J6

LVDS SMA Port Clock Port Name

J3 / J4 SD_CLK / SD_CLK

J5 / J6 HD_CLK / HD_CLK

1.5 Output Top of Frame

The output top of frame (TOF) pulse from the LMH1982 can be measured at test point TP23 and at

header J10 located at the bottom edge of the board. The TOF output is a 3.3V LVCMOS signal. The total

load capacitance on the TOF output should be less than 15 pF.

SNOA527A–May 2008–Revised April 2013 AN-1841 LMH1982 Evaluation Board

Introduction

www.ti.com

1.6 27 MHZ VCXO and Loop Filter

The LMH1982 requires an external 27 MHz VCXO (X1) and loop filter circuitry for operation of the VCXO

PLL. The board is populated with a CTS 357-series 27.0000 MHz VCXO with ±50 ppm absolute pull range

(APR), which yields 1000 Hz/V nominal tuning sensitivity (KVCO). The VCXO input control voltage can be

measured at test point TP21.

The second-order loop filter consists of RS= 20 kΩ(R8), CS= 44 μF (C10 = C27 = 22 μF), and CP=1μF

(C28). The parallel combination of C10 and C27 form the series capacitor, CS. Based on the loop

response equations provided in the LMH1982 datasheet, this loop filter yields a nominal -3 dB loop

bandwidth (BW) of about 3 Hz and nominal damping factor of 0.8 assuming KVCO = 1000 Hz/V, ICP1 = 250

μA (charge pump current for PLL 1), and FB_DIV = 1716 (feedback divider for NTSC input). This loop

filter was chosen to give good output jitter performance when the LMH1982 is genlocked to a clean black

burst or tri-level sync reference, such as from a Tektronix TG700 video generator.

It is possible to use different loop filter component values (or topologies) to meet output clock jitter and

lock time requirements for other input reference signals and applications. For example, to generate low-

jitter output clock from a high-jitter input reference (e.g. recovered H signal from an FPGA SDI receiver), a

narrowband loop filter (e.g. BW < 1 Hz ) is recommended for maximum jitter attenuation. In addition to

changing the loop filter components, ICP1 can also be programmed to adjust the loop bandwidth. Refer to

the LMH1982 datasheet for more complete descriptions about designing the loop filter and optimizing the

VCXO PLL loop response.

The PCB layout of the external VCXO PLL circuitry is shown in Figure 2.

Figure 2. PCB Layout showing Loop Filter and VCXO

1.6.1 VCXO Power Supply Considerations

The VCXO and LMP7701 devices operate from a separate supply plane (VDD_VCXO) derived from the

board’s 3.3V supply. Resistor R5 is used to form a low-pass filter with the associated decoupling and

bypass capacitors to attenuate supply noise to these devices. Refer to the VCXO power supply and

ground routing in the PCB layout section.

4AN-1841 LMH1982 Evaluation Board SNOA527A–May 2008–Revised April 2013

Submit Documentation Feedback

www.ti.com

Introduction

1.7 Free Run Control Voltage Input

The LMH1982 provides the option to set the VCXO's free run control voltage by external biasing of the

VC_FREERUN input (pin 1). The analog bias voltage applied to the VC_FREERUN input will be internally

connected to the LPF output (pin 31) though a low impedance switch when the LMH1982 is operating in

free run. The resultant voltage at the LPF output will drive the VCXO control input to set the free run

output frequency accuracy of the VCXO and LMH1982. The VC_FREERUN input should have low noise

and sufficient filtering to minimize VCXO input voltage modulation, which can result in excessive VCXO

and output clock jitter during free run operation.

The 50K potentiometer P1 can be adjusted to set the input voltage to VC_FREERUN between GND and

VDD. A LMP7701 (U8) op amp is used to buffer the voltage divider from P1. As an alternative to using P1,

an external voltage can be applied to header JP5 to set the VC_FREERUN voltage; however, you must

initially remove P1 and short R27.

1.8 Control Inputs

Switch SW1 allows the LMH1982 control inputs to be set to logic high (VDD) or logic low (GND). See

Table 6 for the toggle switch definitions for SW1.

Table 6. Control Input Switch, SW1(1)

SWITCH LABEL LOW HIGH

REF_SEL Select REF_A Select REF_B

I2C_ENA Enable I2C Disable I2C

GENLOCK Genlock Mode Free Run Mode

RESET Reset operation Normal operation

(1) The REF_SEL and GENLOCK inputs will only be functional after they have been enabled by programming the control registers.

During normal operation, the RESET input must be set high; otherwise the device will not function

properly. To reset the control registers of the LMH1982, toggle RESET low for at least 10 µs for proper

reset and then set high.

To enable programming via the I2C interface, the I2C_ENABLE input must be set low. If I2C_ENABLE is

set high and any attempt is made to communicate via I2C, the LMH1982 will not acknowledge, and

read/write operations will not occur.

The control inputs can be probed on the inside pins of header J9, while the edge-side pins of J9 are all

connected to GND. See Table 7 for the pin assignments of J9. If SW1 is removed, J9 may also be used to

apply external logic signals to the control inputs.

Table 7. Control Input Test Points, J9

Pin # Pin Name Pin # Pin Name

1 GND 8 REF_SEL

2 GND 7 I2C_ENABLE

3 GND 6 GENLOCK

4 GND 5 RESET

1.9 GENLOCK Status Indication

The evaluation board has two green LEDs (D3, D4) for visual indication of the PLL lock status and

reference status outputs, NO_LOCK and NO_REF. In Genlock mode, the PLL lock status is indicated by

D3 (labeled “GENLOCKED”) and the reference status is indicated by D4 (labeled “REFERENCE”). The

NO_LOCK and NO_REF outputs can be probed respectively at pins 7 and 8 of header J10.

Refer to the LMH1982 Multi-Rate Video Clock Generator with Genlock Data Sheet (SNLS289) for more

information about programming the PLL lock threshold and loss of reference threshold.

SNOA527A–May 2008–Revised April 2013 AN-1841 LMH1982 Evaluation Board

Introduction

www.ti.com

Table 8. Genlock Status LEDs

Condition D3 D4

(NO_LOCK) (NO_REF)

Genlock mode OFF OFF

Reference lost

PLL(s) not locked

Genlock mode OFF ON

Reference valid

PLL(s) locking

Genlock mode ON ON

Reference valid

PLLs locked

1.10 I2C Interface

The I2C interface clock (SCL) and data (SDA) signals come from the USB board via header J11. These

signals can be probed at test points TP11 (SCL) and TP12 (SDA). Both signals traces have 4.7 kΩpull-up

resistors to VDD and 50Ωseries resistors to the I2C pins of the LMH1982. The I2C_ENABLE input must

be set high to allow I2C programming.

1.11 USB Board and PC Software Application

When connected to the PC the Windows operating system (OS) will interpret the USB board as a Human

Interface Device (HID) and use Microsoft’s standard HID driver included in the OS. The LMH1982

evaluation software application can access the USB board through dynamic link libraries, which are used

by the PC application to control the LMH1982 using the I2C interface. For more information, consult the

USB board reference manual and LMH1982 evaluation software user guide.

1.12 List of Test Points

Table 9. Test Points

Designator Signal Name

TP1 DVDD

TP2 VCC

TP3 VDD

TP4 VDD_VCXO

TP7 OEOUT

TP11 SCL

TP12 SDA

Pin 6, J10 TOF_OUT

Pin 7, J10 NO_LOCK

Pin 8, J10 NO_REF

TP21 VCTRL

TP22 XO_OUT

TP23 TOF

TP27 HREF_A

TP28 VREF_A

TP30 HREF_B

TP31 VREF_B

6AN-1841 LMH1982 Evaluation Board SNOA527A–May 2008–Revised April 2013

Submit Documentation Feedback

10 10

12 12

14 14

16 16

16 PIN

CONN6

EXT3V3

EXT2V5

EXT5V

USB5V

C55

10 PF

JP3 VCC5V

LP38693MP-2.5

Vin

Vout 3

ADJ 4

GND

10 PF

0+C8

47 PFC16

100 nF

VDD2V5

EXT2V5

JP2

LP38693MP-3.3

Vin

Vout 3

ADJ 4

GND

10 PF

0+C3

47 PFC11

100 nF

VCC3V3

EXT3V3

JP1

+C42

10 PF

C41

47 PFC5

100 nF C13

100 nF

VDD

TP3

VDD

100 nF

VCC3V3

www.ti.com

Evaluation Board Schematic

2 Evaluation Board Schematic

Figure 3. Schematic (1 of 4)

LP38693 LDO Regulators with External Power Input Header

SNOA527A–May 2008–Revised April 2013 AN-1841 LMH1982 Evaluation Board

LMH1981

GND

5GND

VFOUT 9

R15

JP4

Rext

1OEOUT 10

GND

2BPOUT 9

Vcc

3CSOUT 8

Vin

4VSOUT 7

SD/HD

5HSOUT 6

REXT OEOUT

VSOUT

HSOUT

LMH1980 (NP)

C33

100 nF

VCC VIN

Vcc2

100 nF

HSOUT

VCC

VIN

Vcc1

GND

Rext

R51

HSOUT

HSYNC 8R28

VSOUT

VSYNC

VSOUT

10.0k (1%)

REXT

C32

10 nF Vcc3

CSOUT 12

BPOUT 13

OEOUT 14

C36

10 PF

100 nF

VCC TP2

VCC VCC3V3

R26

OEOUT TP7

OEOUT

VIN

C39

560 pF

C30

OPEN

R24

100

R23

ANALOG REF 1

Evaluation Board Schematic

www.ti.com

Figure 4. Schematic (2 of 4)

LMH1981 and LMH1980 Sync Separators

8AN-1841 LMH1982 Evaluation Board SNOA527A–May 2008–Revised April 2013

Submit Documentation Feedback

U7 8

A2 5

188

277

366

455

HREF A

VREF B

OE1

VCC 1

R18

33k

VCC

HSYNC

GND

VCC

R30

NP (10k)

VREF A

VCC

R29

NP (10k)

HREF A

VSYNC

NC7WZ125K8X

R20

NP (0)

R21

NP (0)

Y1 6

OE2 7

C19

100 nF

C38

10 PF

VCC

HREF B

VREF A

SW2

SWITCH

4X2

www.ti.com

Evaluation Board Schematic

Figure 5. Schematic (3 of 4)

Input Header and Switch-Controlled Logic Buffer

SNOA527A–May 2008–Revised April 2013 AN-1841 LMH1982 Evaluation Board

311

SW1

4DPT

VDD

1188

2277

3366

4455

4X2 J10

4X2

REF SEL

R34

10k

LMH1982

1188

2277

3366

4455

TOF OUT

1122

3344

5566

7788

9910 10

11 11 12 12

13 13 14 14

15 15 16 16

TP11

SCL

TP12

SDA

16 PIN

J11

10k

R31

R42

I2C_ENABLE

10k

R32

R43

GENLOCK

10k

R33

R44

RESET

R45

NO_REF

SCL

SDA

GND

GREEN

D1 R46

330

R36

NO_LOCK D3

GND

HD_CLK

VDD

GND

C25

100 nF C53

10 µF

VDD

R38

NP (100Ö)

100:DIFF. IMPEDANCE

0Ö(10 nF)

C35 J5

SMA HD_CLK

0Ö(10 nF)

C37 J6

SMA HD_CLK

SD_CLK

R37

NP (100:)

100:DIFF. IMPEDANCE

0Ö(10 nF)

C31 J3

SMA SD_CLK

0Ö(10 nF)

C34 J4

SMA SD_CLK

330

R49

GREEN

R40

R39

4.7k

R16

4.7k

R17

C20

100 nF

VDD

C44

100 nF

VDD 32

LPFI 31

GND 30

VCXO 29

GND 26

TOF_OUT 25

C26

10 nF

C50

100 nF

C51

100 nF

R22

TP1VDD

8VREF_B

7HREF_B

6REF_SEL

5VREF_A

4HREF_A

2GND

1VC_FREERUN

R41

REF_SEL

HREF_B

VREF_B

TP30

HREF_B

TP31

VREF_B

R25

VREF_A

TP28

VREF_A

R14

HREF_A

TP27

HREF_A

C24

100 nF

R13

R12

R10

TP23

TOF_OUT

100 nF

C23

C22

100 nF

LMP7701

C22

100 nF

2 5

C29

100 nF

50k

R27

JP5

LMP7701

C12

100 nF

2 5

50:CONTROLLED

IMPEDANCE TRACE

20k

C28

1 µF

C27

22 µF

C10

22 µF

TP22

VDD_VCXO

TP21

VC_IN C15

R19

01VC

JP8

OUT 4

GND

CTS357

VCXO

DISABLE

EN 2

VDD_VCXO

VDD_VCXO 0

R11

TP4

VDD_VCXO

C12

100 nF C17

1 µF C43

10 µF +C6

47 µF

2Ö

C14

100 nF +C40

VDD

VDD2V5

DVDD

VDD

DVDD

VDD VDD

VDD

VDD_VCXO VCC3V3

VCC

VDDVDD

Evaluation Board Schematic

www.ti.com

Figure 6. Schematic (4 of 4)

LMH1982 Clock Generator with Loop Filter, VCXO, and LMP7701 Op Amps

10 AN-1841 LMH1982 Evaluation Board SNOA527A–May 2008–Revised April 2013

Submit Documentation Feedback

Tabla de contenidos

Otros manuales de Placa madre de Texas Instruments

Texas Instruments

Texas Instruments EVMK2G Manual de usuario

Texas Instruments

Texas Instruments ADSDeSer-50EVM Manual de usuario

Texas Instruments

Texas Instruments DAC80502-01 Manual de usuario

Texas Instruments

Texas Instruments TPA0232 Manual de usuario

Texas Instruments

Texas Instruments DS125DF1610 Manual de usuario

Texas Instruments

Texas Instruments TLV62080 Manual de usuario

Texas Instruments

Texas Instruments ADS7057 Manual de usuario

Texas Instruments

Texas Instruments BQ25710EVM-017 Manual de usuario

Texas Instruments

Texas Instruments DAC53401-Q1 Manual de usuario

Texas Instruments

Texas Instruments DRV2667 Manual de usuario

Texas Instruments

Texas Instruments INA228EVM Manual de usuario

Texas Instruments

Texas Instruments CC2540 Manual de usuario

Texas Instruments

Texas Instruments DS90UB960-Q1EVM Manual de usuario

Texas Instruments

Texas Instruments UCC14240-Q1 Manual de usuario

Texas Instruments

Texas Instruments DEM-PCM2900 EVM Manual de usuario

Texas Instruments

Texas Instruments ADS8353EVM-PDK Manual de usuario

Texas Instruments

Texas Instruments CC900DB Manual de usuario

Texas Instruments

Texas Instruments TPS65033-Q1 Series Manual de usuario

Texas Instruments

Texas Instruments OPA455EVM Manual de usuario

Texas Instruments

Texas Instruments MSC1200EVM Manual de usuario

Texas Instruments

Texas Instruments OMAP-L137 EVM Manual de usuario

Texas Instruments

Texas Instruments ADS1x20EVM Manual de usuario

Texas Instruments

Texas Instruments ADS8372EVM Manual de usuario

Texas Instruments

Texas Instruments LM25119EVAL Manual de usuario

Manuales populares de Placa madre de otras marcas

DFI

DFI SD170 Manual de usuario

ASROCK

ASROCK ROMED8-2T Manual de usuario

Asus

Asus P2L97A Manual de usuario

Winmate

Winmate IC70 Manual de usuario

Asus

Asus MES-B Manual de usuario

Grantech

Grantech SYS8F377VGGA-3OMN Manual de usuario

Telit Wireless Solutions

Telit Wireless Solutions SL869-3DR Manual de usuario

Gigabyte

Gigabyte GA-9IVDT Manual de usuario

Commell

Commell MS-C73 Manual de usuario

IBT Technologies

IBT Technologies MB860 Manual de usuario

Nvidia

Nvidia TEGRA DG-04927-001_V01 Manual de usuario

Biostar

Biostar M7VIT Bravo Instrucciones de funcionamiento e instalación

Intel

Intel D33217CK Manual de usuario

Asus

Asus F1A55-M LX PLUS R2.0 Manual de usuario

EPC

EPC EPC9147C Manual de usuario

Asus

Asus EX-B760M-V5 D4 Manual de usuario

EPOX

EPOX MU-8KHA0010 Manual de usuario

Ski-Doo

Ski-Doo Bombardier MPEM 219 700 090 Manual de usuario