Renesas CLK-104a Manual de usuario

Manual

CLK

-104a/b Boards Using Renesas RF-PLL and RF-Synthesizer Solutions

R31UH0011EU0100 Rev.1.00

Nov 26, 2021

Page 1

Renesas collaborated with Xilinx to design a version of the CLK-104 board to work with Xilinx’s platform for

RFSoC solutions. The CLK-104 board uses an RF-PLL device to provide a reference for up to 12 RF clocks,

including one for an onboard RF-synthesizer device, and the 8V97003 as a reference clock to generate two

output clocks up to 18GHz for ADC/DAC applications. Two versions of the CLK-104 boards are available: the

CLK-104a uses an RF-PLL device with the 8V19N491-24, and the CLK-104b uses the 8V19N882. The rest of

the design is identical for both versions.

The CLK-104 is designed as a plug-in module to the Xilinx ZCU-1275 (16×16) platform. By plugging in to the

mainboard socket, the CLK-104 acquires power supplies, an I2C/SPI interface, and input reference clocks. The

following figure shows the bottom of the CLK-104 board with a male connector to match with ZCU-1275 board.

For information on how to operate and access the CLK-104 board, see the ZCU-1275 User Manual.

Figure 1. Back of CLK-104 Board with Mating Connector with Xilinx ZCU-1275

The CLK-104 board is designed to function as a standalone testing platform. For more information, see the

following sections.

Contents

1. System Overview........................................................................................................................................... 2

2. Standalone Testing........................................................................................................................................ 3

2.1 Power Supply......................................................................................................................................... 3

3. SPI Interface................................................................................................................................................... 3

4. Input Reference Selection............................................................................................................................. 4

5. Using Timing Commander to Program the Devices .................................................................................. 5

6. Output Clock Monitoring/Measurement ...................................................................................................... 5

6.1 Example 1: Phase Noise Plot from J12/J13 (122.88MHz).................................................................... 6

6.2 Example 2: Phase Noise Plot from 8V97003 #1 (1GHz)....................................................................... 6

7. Board Schematics ......................................................................................................................................... 7

8. Revision History ............................................................................................................................................ 7

CLK-104a/b Boards Using Renesas RF-PLL and RF-Synthesizer Solutions Manual

R31UH0011EU0100 Rev.1.00

Nov 26, 2021

Page 2

1. System Overview

The CLK-104 board consists an RF-PLL device (8V19N491-24 or 8V19N882) and two RF-synthesizer devices

(2x 8V97003). RF-PLL device can take one of the following three reference clocks as inputs to its CLK0/nCLK0

and CLK1/nCLK1 (both are differential inputs):

■156.25MHz from Xilinx RFSoC (ZCU-1275) board through above-mentioned connector

■An onboard 10MHz TCXO

■An external clock connected to SMA connectors

The RF-PLL devices generate the following output clocks:

■A differential output for RF-synthesizer #1

■A differential output for RF-synthesizer #2

■A differential output to a pair of onboard SMA connectors for monitoring

■6 differential outputs connecting to ZCU-1275 board (through the connector)

A diagram of the CLK-104 board is displayed below.

Figure 2. CLK-104 Board Diagram

The RF-PLL device and two RF-synthesizer devices are accessible by an SPI interface. As stated above, they

can be accessed by an I2C-to-SPI converter from/to the ZCU-1275 board. The I2C signals are within the mating

connector between the two boards. Please note that the SPI port has been connected to an onboard 5×2 header

by which an external SPI master can access all devices on CLK-104 board.

The CLK-104 board can be powered locally or by plugging it into the ZCU-1275. For more information, see

“Standalone Testing.”

CLK-104a/b Boards Using Renesas RF-PLL and RF-Synthesizer Solutions Manual

R31UH0011EU0100 Rev.1.00

Nov 26, 2021

Page 3

2. Standalone Testing

If a Xilinx ZCU-1275 board is not available, the CLK-104 board can be tested standalone. Please complete the

following steps and information below to conduct a standalone test or evaluation.

2.1 Power Supply

The connector between the CLK-104 and ZCU-1275 contains +5V, +3.3V, and ground pins that provide power

supplies to the CLK-104 board when plugged in. Copper pads are available on the CLK-104 board to facilitate

the power supplies coming from a bench power supply. Solder a thick wire on these pads and connect +5V,

+3.3V, and GND to a bench power supply. For the locations of these copper pads, see the following figure.

Figure 3. +5V, +3.3V, and GND Copper Pads are Provided for Local Power Supplies

3. SPI Interface

A 5×2 header is installed to make connections between an external SPI master to the devices on the CLK-104

board. Use an FTDI dangle (C232HM) to connect the SCLK, SDI, SDO, and nCS signals as labelled in the

header below. Please note, jump J4, J5, or J6 one at a time to access one of three devices on the board.

Figure 4. SPI Header for Connecting to 8V19N491-24 or 2x 8V19N882 One at a Time

CLK-104a/b Boards Using Renesas RF-PLL and RF-Synthesizer Solutions Manual

R31UH0011EU0100 Rev.1.00

Nov 26, 2021

Page 4

4. Input Reference Selection

A 4-bit dip-switch (J11) is used to select one of three available reference clocks for the two input clocks of the

RF-PLL (8V19N491-24 or 8V19N882). Two mux devices are used so the two input clocks going to the RF-PLL

device can be selected individually. Please see Dipswitch selection pin allocation below.

Figure 5. Dip-Switch to Individually Select an Input Reference for CLK0/nCLK0 and CLK1/nCLK1

Follow onboard silkscreen labels for “H” or “L” position (see Figure 5) for the Dipswitch (J11) pins. The reference

selection table is as follows.

Table 1. Reference Selections for RF_PLL Inputs (CLK0/nCLK0 and CLK1/nCLK1)

Destination

CLK0_SEL0 Pin

CLK0_SEL1 Pin

Reference Selected

CLK0_P/N

SMA_IN

TCXO_IN

SFP_RCV_CK_P/N

CLK1_SEL0 Pin

CLK1_SEL1 Pin

CLK1_P/N

SFP_RCV_CK_P/N

TCXO_IN

SMA_IN

CLK-104a/b Boards Using Renesas RF-PLL and RF-Synthesizer Solutions Manual

R31UH0011EU0100 Rev.1.00

Nov 26, 2021

Page 5

5. Using Timing Commander to Program the Devices

For ease of use, Renesas’ free-of-charge software tool – Timing Commander is recommended to configure and

program the CLK-104 board/devices (8V19N491-24, 8V19N882, and 8V97003). If you have any questions on

the Timing Commander software download or TCP/TCS files, please contact IDT-Support-

[email protected]s.com.

In the Timing Commander GUI, when the settings file (.tcs) is loaded:

1. Click on the button in the upper-right corner to display the Connection Settings window.

2. Select USB/SPI in the Connection Settings window.

Figure 6. Connection Setting window to select SPI mode

3. Click the chip symbol button in the upper-right corner of the GUI to initiate the connection to the targeted

device.

6. Output Clock Monitoring/Measurement

The following SMA connector pairs are available to monitor/measure the output frequencies from devices on the

CLK-104 board:

■J15/J16 – 8V97001 #1 Output A

■J14/J17 – 8V97001 #1 Output B

■J19/J20 – 8V97001 #2 Output A

■J18/J21 – 8V97001 #2 Output B

■J12/J13 – 8V19N491-24 Output QREF_A2/nQREF_A2

Other outputs are connected to the connector, and therefore, are not accessible.

CLK-104a/b Boards Using Renesas RF-PLL and RF-Synthesizer Solutions Manual

R31UH0011EU0100 Rev.1.00

Nov 26, 2021

Page 6

6.1 Example 1: Phase Noise Plot from J12/J13 (122.88MHz)

Figure 7. Phase Noise Plot of 122.88MHz Output from 8V19N491-24 QREF_A2/nQREF_A2

6.2 Example 2: Phase Noise Plot from 8V97003 #1 (1GHz)

Figure 8. Phase Noise Plot of 1000MHz Output from 8V97002 #1 ROUT_A/nROUT_A

CLK-104a/b Boards Using Renesas RF-PLL and RF-Synthesizer Solutions Manual

R31UH0011EU0100 Rev.1.00

Nov 26, 2021

Page 7

7. Board Schematics

The board schematics are located at the end of this document.

8. Revision History

Revision

Date

Description

1.00

Nov 26, 2021

Initial release.

D D

C C

B B

A A

Jumped to

use local

SPI header

Silkscreen:

Pin 1 position: #1

Pin 2 position: #2

UTIL_5V0_A

VCC_3V3

UTIL_5V0_A

VIN_5V

VCC_3V3 VCC_DIG_3V3

VCC_DIG_3V3 VCC_DIG_3V3

VCC_DIG_3V3

CS_N492

4 CS_8V97003_2 7

CS_8V97003_1 6

DAC_REFCLK_P 5

DAC_REFCLK_N 5

ADC_REFCLK_P 5

ADC_REFCLK_N 5

PL_CLK_P 5

PL_CLK_N 5

AMS_SYSREF_P 5

PL_SYSREF_P 5

PL_SYSREF_N 5

DDR_PLY_CAP_P 5

AMS_SYSREF_N 5

DDR_PLY_CAP_N 5

SFP_RCV_CLK_P 5

SFP_RCV_CLK_N 5

SDI4,6,7

8V97003_MAXOUT1 6

8V97003_MAXOUT2 7

N492_MAXOUT 4

SYNC_IN 5

SCK 4,6,7

Title:

Size Part Number: Rev.

Date: Sheet: of

Engineer:

Integrated Device Technology

1140 West Warner Rd.

Tempe, AZ 85284

987456321587

311

Tuesday, March 16, 2021

CLK-104

Title:

Size Part Number: Rev.

Date: Sheet: of

Engineer:

Integrated Device Technology

1140 West Warner Rd.

Tempe, AZ 85284

987456321587

311

Tuesday, March 16, 2021

CLK-104

Title:

Size Part Number: Rev.

Date: Sheet: of

Engineer:

Integrated Device Technology

1140 West Warner Rd.

Tempe, AZ 85284

987456321587

311

Tuesday, March 16, 2021

CLK-104

R26

DNP

R30

1.00K

C11

47uF

1 2

R23

DNP

R10

10.0K

R13

0.00

J1E

LPAM-20-01.0-L-06-2-K-TR

E1 E1

E2 E2

E3 E3

E4 E4

E5 E5

E6 E6

E7 E7

E8 E8

E9 E9

E10 E10

E11 E11

E12 E12

E13 E13

E14 E14

E15 E15

E16 E16

E17 E17

E18 E18

E19 E19

E20 E20

J1C

LPAM-20-01.0-L-06-2-K-TR

C1 C1

C2 C2

C3 C3

C4 C4

C5 C5

C6 C6

C7 C7

C8 C8

C9 C9

C10 C10

C11 C11

C12 C12

C13 C13

C14 C14

C15 C15

C16 C16

C17 C17

C18 C18

C19 C19

C20 C20

R21

10.0K

C12

47uF

1 2

R14

DNP

R181

DNP

J1A

LPAM-20-01.0-L-06-2-K-TR

A1 A1

A2 A2

A3 A3

A4 A4

A5 A5

A6 A6

A7 A7

A8 A8

A9 A9

A10 A10

A11 A11

A12 A12

A13 A13

A14 A14

A15 A15

A16 A16

A17 A17

A18 A18

A19 A19

A20 A20

10.0K

IDTQS3VH253QG8

EA_B_1

S1_2

YA_7

I3B_13 13

S0_14

EB_B_15

VCC_16

I3A_3 3

I2A_4 4

I1A_5 5

I0A_6 6

GND_8 8

YB_9

9I0B_10 10

I1B_11 11

I2B_12 12

DNP

FB2 600

R27 0.00

DNP

R19

DNP

R29 0.00

C13

1uF

1 2

R17

DNP

22uF

R25

DNP

10.0K

R11

0.00

SC18IS602B

SS0/GPIO0

SS1/GPIO1

RESET

VSS

MISO

MOSI

SDA

SCL

INT 9

SS2/GPIO2 10

SPICLK 11

VDD 12

SS3/GPIO3 13

A0 14

A1 15

A2 16

R15

DNP

47uF

1 2

J1F

LPAM-20-01.0-L-06-2-K-TR

F1 F1

F2 F2

F3 F3

F4 F4

F5 F5

F6 F6

F7 F7

F8 F8

F9 F9

F10 F10

F11 F11

F12 F12

F13 F13

F14 F14

F15 F15

F16 F16

F17 F17

F18 F18

F19 F19

F20 F20

R31 0.00

DNP

LED Green

1uF

1 2

R22

10.0K

R28 0.00

1uF

1 2

R24

DNP

J1D

LPAM-20-01.0-L-06-2-K-TR

D1 D1

D2 D2

D3 D3

D4 D4

D5 D5

D6 D6

D7 D7

D8 D8

D9 D9

D10 D10

D11 D11

D12 D12

D13 D13

D14 D14

D15 D15

D16 D16

D17 D17

D18 D18

D19 D19

D20 D20

R20

10.0K

10uF

1 2

0.1uF

47uF

1 2

10.0K

10 9

DNP

0.1uF

R12 0.00

R16

DNP

FB1 600

R18

DNP

C10

22uF

1uF

1 2

DNP

J1B

LPAM-20-01.0-L-06-2-K-TR

B1 B1

B2 B2

B3 B3

B4 B4

B5 B5

B6 B6

B7 B7

B8 B8

B9 B9

B10 B10

B11 B11

B12 B12

B13 B13

B14 B14

B15 B15

B16 B16

B17 B17

B18 B18

B19 B19

B20 B20

CS_N492

SDI

SDO

CLK104_SDA

CS_8V97003_2

CS_8V97003_1

SCK

CLK104_SCL

SYNC_IN

CLK104_SCL

CLK104_SDA

SPI_MUX_SEL0

SPI_MUX_SEL1

SPI_MUX_SEL0

SPI_MUX_SEL1

SDO

CS_8V97003_1

CS_8V97003_2

CS_N492

SCK

SDI

SDO

D D

C C

B B

A A

Silkscreen: LOCK

Silkscreen: nINT

Layout note: Place these

RC close to the U3 pin 1

Layout note: Place these

RC close to the U4 pins

Place the 100-ohm

resistor close to

Receiver pins

VDD_INP VDD_SPI VDD_LCF VDD_CPF VDD_LCV VDD_SYNC VDD_CPV VDD_VCXO

VDD_QCLKA VDD_QCLKB VDD_QCLKC VDD_QCLKD VDD_QCLKE VDD_QCLKV

VDD_QREFA0 VDD_QREFA1 VDD_QREFA2 VDD_QREFB0 VDD_QREFB1 VDD_QREFC VDD_QREFD

VDD_VCXO

CS_N492 3

SCK 3,6,7

SDI 3,6,7

CLK_1

nCLK_1

CLK_0

nCLK_0

QREF_A0 6

nQREF_A0 6

QREF_B05

nQREF_B05

QREF_C5

nQREF_C5

QCLK_A0 6

nQCLK_A0 6

QREF_A1 7

nQREF_A1 7

QREF_A2 5

nQREF_A2 5

nQREF_B15

QREF_B15

QCLK_B07

nQCLK_B07

QCLK_C5

nQCLK_C5

QCLK_D

nQCLK_D

QCLK_E0 5

nQCLK_E0 5

N492_MAXOUT 3

SYNC_IN5

Title:

Size Part Number: Rev.

Date: Sheet: of

Engineer:

Integrated Device Technology

1140 West Warner Rd.

Tempe, AZ 85284

987456321587

411

Thursday, March 18, 2021

CLK-104

Title:

Size Part Number: Rev.

Date: Sheet: of

Engineer:

Integrated Device Technology

1140 West Warner Rd.

Tempe, AZ 85284

987456321587

411

Thursday, March 18, 2021

CLK-104

Title:

Size Part Number: Rev.

Date: Sheet: of

Engineer:

Integrated Device Technology

1140 West Warner Rd.

Tempe, AZ 85284

987456321587

411

Thursday, March 18, 2021

CLK-104

C36

0.1uF

1 2

CVPD-037X-153.6

Cont Volt

E/D

GND

3OUT 4

Comp Output 5

VCC 6

C25

0.1uF

1 2

R40

0.00

8V19N491-24

VDD_QCLKB

DNU-13

VDD_QREFB0

QREF_B0

nQREF_B0

QREF_B1

nQREF_B1

VDD_QREFB1

VDD_QCLKB

QCLK_B0

nQCLK_B0

QCLK_B1

nQCLK_B1

VDD_QREFC

QREF_C

nQREF_C

VDD_QREFC

QCLK_C

nQCLK_C

VDD_ QCLKC

DNU-18

VDD_QCLKC

DNU-23

QREF_D

CLD0

36 CR

35 VDD_LCV2

34 CBIAS

33 DNU 32

32 VDD_LCV1

31 VDD_SYNC

30 VDD_QCLKD

29 nQCLK_D

28 QCLK_ D

27 VDD_QREFD

26 nQREF_D

nQCLK_E1 48

QCLK_E0 47

nQCLK_E0 46

VDD_QCLKE 45

ICPF

44 VDD_CPF

43 NC 42

42 NC-41

41 VDD_LCF-40

40 VDD_LCF-39

39 LFF

38 LFFR

QCLK_E1 49

VDD_QCLKE 50

VDD_QREFA0 51

nQREF_A0 52

QREF_A0 53

nQREF_A1 54

QREF_A1 55

VDD_QREFA1 56

VDD_QCLKA 57

nQCLK_A0 58

QCLK_A0 59

nQCLK_A1 60

QCLK_A1 61

VDD_QCLKA 62

VDD_QREF A2 63

nQREF_A2 64

QREF_A2 65

VDD_QREFA2 66

VDD_INP 67

nCLK_0 68

CLK_0 69

nCLK_1 70

CLK_1 71

RES_CAL 72

LFV 73

VDD_CPV 74

VDD_QCLKV 75

nOSC 76

OSC 77

nQCLK_V 78

QCLK_V 79

VDD_QCLKV 80

LOCK 81

nINT 82

SDAT 83

SELSV 84

SCLK 85

nCS 86

EXT_SYS 87

VDD_SPI 88

EP EP

R45

100

C16

1uF

1 2

C22

0.1uF

1 2

C49

33pF

C19

1uF

C40

0.1uF

1 2

C32

0.1uF

1 2

R37

0.00

C38

0.1uF

1 2

C26

0.1uF

1 2

C30

0.1uF

1 2

C15

2700pF

R33 2.70K

C45

0.1uF

1 2

Vertical

R41

150

C28

0.1uF

1 2

C42

0.1uF

1 2

C20

0.1uF

1 2

R43 1.00

C44

0.01uF

1 2

C41

0.01uF

1 2

C39

0.1uF

1 2

C17

0.1uF

1 2

C50

0.1uF

C24

0.1uF

1 2

C14

0.027uF

1 2

C29

0.1uF

1 2

R42

150

C23

100pF

C43

0.1uF

1 2

C35

100pF

R44

DNP

C33

0.1uF

1 2

C21

0.1uF

1 2

R39

33.0K

Headerstrip 1X2 SMD

C27

1uF

R32

1.00K

C31

0.1uF

1 2

R34 0.00

C18

0.1uF

1 2

C34

0.01uF

1 2

R38

100

R36

5.10K

C484.7uF

C37

0.01uF

1 2

C4710uF

C464.7uF

VDD_QREFD

VDD_QCLKD

VDD_SYNC

VDD_LCV

VDD_CPF

VDD_LCF

VDD_QREFA0

VDD_QREFA1

VDD_INP

VDD_QCLKV

VDD_SPI

nOSC

OSC

VDD_CPV

LFV

VDD_QCLKA

VDD_QREFB0

VDD_QREFB1

VDD_QCLKB

VDD_QREFC

VDD_QCLKC

VDD_QCLKE

VDD_INP VDD_SPI VDD_LCF VDD_CPF VDD_LCV VDD_SYNC VDD_CPV

VDD_QCLKA VDD_QCLKB VDD_QCLKC VDD_QCLKD VDD_QCLKV

VDD_QREFA1 VDD_QREFA2 VDD_QREFB1 VDD_QREFC VDD_QREFD

VDD_QREFA2

VDD_QCLKE

VDD_QREFA0

VCXO_VC

VCXO_OE VCXO_Q_N

VCXO_Q_P

VDD_VCXO

VDD_QREFB0

nOSC

OSC

D D

C C

B B

A A

Place it

Close to

Receiver

Clam-shell placement for the two MUX devices

CLK_IN0 ~3dB

Pi Attenuator

Place it

Close to

Receiver

These 6

differential

outputs (left and

below) going to J1

Silksccreen: EXT_REF_OUT

Silksccreen: N

Silksccreen: P

Silkscreen:

"H" at pin 1 side

"L" at pin 8 side

"CLK0_SEL0" at pin 8

"CLK0_SEL1" at pin 7

"CLK1_SEL0" at pin 6

"CLK1_SEL1" at pin 5

VDD_2.5V1

VCC_3V3

VDD_2.5V2

VDD_2.5V1VDD_2.5V2

VDD_2.5V1 VDD_2.5V1

VDD_2.5V2

CLK_0 4

nCLK_0 4

CLK_1 4

nCLK_1 4

SFP_RCV_CLK_P3

QCLK_C4 DAC_REFCLK_P 3

SFP_RCV_CLK_N3

nQCLK_C4 DAC_REFCLK_N 3

QREF_B14 PL_SYSREF_P 3

nQREF_B14 PL_SYSREF_N 3

QCLK_D4 ADC_REFCLK_P 3

nQCLK_D4 ADC_REFCLK_N 3

QREF_C4 DDR_PLY_CAP_P 3

nQREF_C4 DDR_PLY_CAP_N 3

QCLK_E04 PL_CLK_P 3

QREF_B04 AMS_SYSREF_P 3

nQCLK_E04 PL_CLK_N 3

nQREF_B04 AMS_SYSREF_N 3

QREF_A24

nQREF_A24

Title:

Size Part Number: Rev.

Date: Sheet: of

Engineer:

Integrated Device Technology

1140 West Warner Rd.

Tempe, AZ 85284

987456321587

511

Friday, March 19, 2021

CLK-104

Title:

Size Part Number: Rev.

Date: Sheet: of

Engineer:

Integrated Device Technology

1140 West Warner Rd.

Tempe, AZ 85284

987456321587

511

Friday, March 19, 2021

CLK-104

Title:

Size Part Number: Rev.

Date: Sheet: of

Engineer:

Integrated Device Technology

1140 West Warner Rd.

Tempe, AZ 85284

987456321587

511

Friday, March 19, 2021

CLK-104

R75

180

R72

180

R67

5.10K

C74 0.1uF

1 2

R81

180

C57

0.1uF

R51

10.0K

R46

5.10K

R76

180

R55

5.10K

R69 100

C75 0.1uF

1 2

R48

10.0K

R83

180

C60

0.1uF

1 2

R65

DNP

R52

49.9

R58

200

C53

0.1uF

1 2

C73 0.1uF

1 2

R63 0.00

C66 0.1uF

1 2

C51

0.1uF

1 2

C72 0.1uF

1 2

R73

180

C71 0.1uF

1 2

R68

100

R61

5.10K

R47

5.10K

R77

180

J11

Dip Switch 4

R57

200

C55

0.1uF

C65 0.1uF

1 2

DOT050F-010.0M

NC_1

1NC_2 2

GND

OUT 4

NC_5 5

VDD

R66

5.10K

R78

180

R70

180

R59

200

J12

C67 0.1uF

1 2

R50 18

R53

270

C58 0.1uF

1 2

C63 0.1uF

1 2

R62

5.10K

C52

0.1uF

1 2

R74

180

FB3 600

500mA

0402

C62 0.1uF

1 2

854S057

VDD_1

PCLK0

VT0

NPCLK0

SEL1

SEL0

PCLK1

VT1

NPCLK1

GND_10

GND_11

NPCLK2

VT2

PCLK2

NPCLK3

VT3

PCLK3

VDD_20

J13

C69 0.1uF

1 2

C61

0.1uF

R49

100

R80

180

C56

1uF

R56

5.10K

C70 0.1uF

1 2

R71

180

C59

0.1uF

1 2

R79

180

R60

200

R54

270

C54

0.1uF

1 2

R82

180

R64

DNP

J10

FB4 600

500mA

0402

854S057

VDD_1

PCLK0

VT0

NPCLK0

SEL1

SEL0

PCLK1

VT1

NPCLK1

GND_10

GND_11

NPCLK2

VT2

PCLK2

NPCLK3

VT3

PCLK3

VDD_20

C68 0.1uF

1 2

C64 0.1uF

1 2

SFP_RCV_CLK_P

SMA_IN

nSMA_IN

SFP_RCV_CLK_N

CLK0_SEL0

CLK0_SEL1

SMA_IN TCXO_IN

nSMA_IN nTCXO_IN

TCXO_IN

nTCXO_IN

CLK1_SEL0

CLK1_SEL1

SFP_RCV_CLK_P SMA_IN

SFP_RCV_CLK_N nSMA_IN

TCXO_IN

nTCXO_IN

CLK1_SEL1

CLK1_SEL0

CLK0_SEL1

CLK0_SEL0

Este manual sirve para los siguientes modelos

Tabla de contenidos

Otros manuales de Hardware de computadora de Renesas

Renesas

Renesas H8/3644 Series Manual de usuario

Renesas

Renesas PiggyBack 144QFP Manual de usuario

Renesas

Renesas Converter Board R0E5212BACFK00 Manual de usuario

Renesas

Renesas RX Family Instrucciones de instalación y funcionamiento

Renesas

Renesas H8S/2368 Series Manual de usuario

Renesas

Renesas PROM Programming Adapter PCA7427G02 Manual de usuario

Renesas

Renesas Dummy IC M3T-SSOP36B-450 Manual de usuario

Renesas

Renesas TQFP-100G Manual de usuario

Renesas

Renesas RL78/I1D Instrucciones de instalación y funcionamiento

Renesas

Renesas M3T-F160-100NSD Manual de usuario

Renesas

Renesas DA9213 Manual de usuario

Renesas

Renesas H8SX/1668R Manual de usuario

Renesas

Renesas MCK-RA6T3 Manual de usuario

Renesas

Renesas Converter Board PCA7752AG02 Manual de usuario

Renesas

Renesas EDK3687 Manual de usuario

Renesas

Renesas V850ES/JJ3 Manual de usuario

Renesas

Renesas Emulation Probe for M32C/88 Group... Manual de usuario

Renesas

Renesas H8S/2319 series Manual de usuario

Renesas

Renesas R0E424270CFKE0 Manual de usuario

Renesas

Renesas RX Series Manual de usuario

Renesas

Renesas R8C/25 Manual de usuario

Renesas

Renesas S5D3 Manual de usuario

Renesas

Renesas H8S/2168 Manual de usuario

Renesas

Renesas Emulation Pod M30100T3-RPD-E Manual de usuario

Manuales populares de Hardware de computadora de otras marcas

EMC2

EMC2 VNX Series Manual del propietario

Panasonic

Panasonic DV0PM20105 Manual de usuario

Mitsubishi Electric

Mitsubishi Electric Q81BD-J61BT11 Manual de usuario

Gigabyte

Gigabyte B660M DS3H AX DDR4 Manual de usuario

Raidon

Raidon iT2300 Manual de usuario

National Instruments

National Instruments PXI-8186 Manual de usuario

Hauppauge

Hauppauge WinTV-HVR-2250 Manual de usuario

Kontron

Kontron CP6002 Manual de usuario

Manhattan

Manhattan 702843 Manual de usuario

Aphex

Aphex 230 Manual de usuario

AMD

AMD Phenom II Manual operacional

Intel

Intel NUC 12 Pro Manual de usuario

dbx

dbx Zone Pro 1260 Manual de usuario

Galaxy

Galaxy GHDX2-2430S-24F4D Manual de usuario

Intel

Intel AXXRMFBU4 Manual de usuario

Kontron

Kontron DIMM-PC/MD Manual de usuario

ST X-NUCLEO-SAFEA1B Instrucciones de funcionamiento

STEINWAY LYNGDORF

STEINWAY LYNGDORF SP-1 Manual de usuario