Intel CH-486-33A Manual de usuario
CH-486-33A
User’s Manual
1st Edition, June 1991
The information contained in this manual is
subject to change without notice
__
_
_
_.___
____________
IBM
PC/XT/AT/PS-2
are registered trademarks of
International Business Machines Corporation.
AMI
is a trademark of American Megatrends, inc.
486 is a trademark of Intel Corporation.
Other brand and product name or trademarks
and/or registered trademarks of respective companies.
Table Of Contents
1. Introduction
2.
Hardware Description
21
I
System Description
22
-
Connector and Jumper Settings
23
I
DRAM Bank Configuration
24
-
SRAM Configuration
3
BIOS Setup
31
-
32
I
33
-
34
-
35
I
3-6
37
-
38
-
’
1
I
I
BIOS Overview
Standard CMOS Setup
Advanced CMOS Setup
Advanced
Chipset
Setup
Auto Configuration with BIOS
Defaults.
Auto Configuration with Power-On
Defaults
Write To CMOS and Exit
Do
Not Write To CMOS and Exit
1
htroduction
The
CH-486.33A
is a three-chip solution offering optional
performance for high-end
486.based
AT systems. The
CH-486.33A
is designed for INTEL
80486DX
running 33 MHz
or INTEL
80486SX
running for
20/25MHz
combines three
major functions:
x
The
82C493
System Controller
(sysc)
If
The
82C392
Data Buffer Contrdler (DBC)
tl
The
82C206
Integrated Peripheral Controller (IPC)
l-l. CH-486-33A Mainboard Specification
II
33 MHz INTEL 80486 DX CPU OR
20125
MHz INTEL
80486
SX
CPU
ISA architecture
Copy-Back Direct-Mapped Cache with size of 64KB
or 256 KB selectable
Up to 32 MB of local high-speed page-mode DRAM
memory space
DRAM TYPE support 256K/i
M/4MB
Control of two non-cacheable regions
Shadow
RAM support
Optional Cacheable of shadow video BIOS
Turbo/slow speed selectable for hardware and
software controller
Introduction
1-1
WEITEK 4167 coprocessor socket on board
On board rechargeable battery back-up for CMOS
configuration and real-time dock
Optimized for
OS/2,
window/386, window 3.0, XENIX,
UNIX software operation
Baby AT size, with XT/AT mounting
hole
l-2
lntroductlon
2. Hardware Description
2-l
System Description
80486
Microprocessor
The 80486 is a high performance
32.bit
microprocessor with
on-chip memory management, floating point and cache
memory units. It is binary compatible with members of the 86
architectural family. The 486 CPU contains all the features of
the 386 CPU with enhancements to increase performance.
On-chip Floating Point Control Unit
The operation of the 486 microprocessor’s on-chip floating
point control unit is exactly the same as the 387 math
coprocessor. Software written for the 387 math coprocessor will
run on the on-chip floating point unit without any
modification. It occupies
I/O
address range of
8OOOOOFOH-SOOOOOFFH
and operates in parallel with the
arithmetic and logic unit and provides arithmetic instructions
for a variety of numeric data types.
On-chip Cache Memory
The
8KB
on-chip cache is a 4-way set associative write-through
code and data cache memory. Individual pages can be
designated as cacheable or non-cacheable by software or
hardware. The cache can also be enabled and disabled by
software or hardware.
Hardware Description
4167 Floating-point Coprocessor
The WEITEK 4167 is a high-performance single-chip
floating-point coprocessor for 80486 microprocessor. It is
upwardly binary compatible with the WEITEK 3167
coprocessor.
The 4167 coprocessor is
a
memory-mapped peripheral
that
communicates with the
80486
over the
same
address
bus
tklt
connects the main memory to CPU. The
coprocessor
will
respond to memory addresses
COOOOOOO1:
i
through
CIFFFFFFH. Writing to this ;ddrcss space will
cause
the
4
107
to execute this
fractions
coprocessor to drive the and reading from it will cause the
data
bus.
2-2 Connector and Jumper Settings
This chapter describes the
CH-486.33A
main
bo;rrd’s
jumpers
and connectors
The system layout are shown on the next
purge.
Hardware Description
.
1
JPll
I
I
WEITEK
82c4w
4167
1
DRAMBank
30
DRAMBank
I
J23
il
324
d
Wl
SW2
0
JP12
Hardware Description
2-3
SW1
:
Hardware Reset switch Connector
sw2:
Hardware Turbo Switch Connector
Jl
.
.
Keyboard Connector
JlO: External Battery Connector
Jll
,
J12: Power Connector
J23:
Keylock and Power LED Connector
J24:
Speaker Connector
JP12:
Turbo LED Connector
2-4 Hardware Description
Jumper
1
Description
1
Setting
JPl
I
Monitor Type Selectable
n
:
Monochrome
I
JP2
JP4
I
CMOS power
1-2
:
Clear CMOS RAM
2-3
:
Backup CMOS RAM
1
JPS
CPU selectable
I
.
[Always
2-3 Short
1
-
1-2
:
487SX
(2-3
:
4860X
13Upen:4BSX
_
I
1
JP6
JP7
CPU selectable
CPU selectable
I
[Short
:
486
OX,
487SX
J
Open
:
486 SX
JP8
1
Cache
$i28 Sdetctabl8
_-.--_-.-.-
Short
:
256K
@pen
:
64K
Jp9
JPlO
JPll
Cache size selectable
Cache size selectable
Short
:
256K
IOpen
:
64K
[Always Open
Short
:
256K
IOpen
:
64K
NOTE
:
1.
TItose
enclosed in box
ate
Mainboard
Default
2. This
Mainbmud
mly supput Intel C
u
Iater
stepping
cfpracesscx.
Hardware Description 2-5
Tabla de contenidos
Otros manuales de Placa madre de Intel
Intel
Intel i848P Manual de usuario
Intel
Intel DH87RL Manual de usuario
Intel
Intel D865GLC Manual de usuario
Intel
Intel I440 LX Manual de usuario
Intel
Intel BOXD850EMD2L - 850E 478PIN MAX-2GB UATX 3PCI Manual de usuario
Intel
Intel DH61CR Manual
Intel
Intel D865PERL Manual de usuario
Intel
Intel DP965LT Manual de usuario
Intel
Intel D925XHY Manual de usuario
Intel
Intel DH61KVCH Manual de usuario
Intel
Intel BLKD945GCNL Guía de configuración
Intel
Intel D845EPI Guía de inicio rápido
Intel
Intel D845EPT2 Manual de usuario
Intel
Intel Thin Mini-ITX Guía
Intel
Intel D945PWM Manual de usuario
Intel
Intel D945PLNM Manual de usuario
Intel
Intel BLKDG43GT Guía de configuración
Intel
Intel MS440GX Manual de usuario
Intel
Intel BOXD845GVSR Manual de usuario
Intel
Intel DP43BF Manual de usuario
Manuales populares de Placa madre de otras marcas
Telit Wireless Solutions
Telit Wireless Solutions SL869-3DR Manual de usuario
Gigabyte
Gigabyte GA-9IVDT Manual de usuario
Texas Instruments
Texas Instruments ADS8372EVM Manual de usuario
Commell
Commell MS-C73 Manual de usuario
IBT Technologies
IBT Technologies MB860 Manual de usuario
Nvidia
Nvidia TEGRA DG-04927-001_V01 Manual de usuario
