
CM6533,CM6533N,CM6533X1,CM6533DH
USB Audio Chip
Page 4/ 60 www.cmedia.com.tw
Rev.1.7 Copyright© C-Media Electronics Inc.
6.6 SPDIF Control Description ...................................................................29
6.6.1 SPDIF Frame Description ...............................................................29
6.6.2 SPDIF Out Channel Status ..............................................................31
6.7 Digital Microphone............................................................................32
6.8 I2C Interface...................................................................................33
6.8.1 I2C Master Mode .........................................................................33
6.8.2 I2C-Master Read with clk_sync mode.................................................34
6.8.3 I2C Master Device Address and Control Register....................................34
6.8.4 I2C Master Memory Address Pointer (MAP) Register ................................34
6.8.5 I2C Master Memory Address Pointer (MAP2) Register...............................34
6.8.6 I2C Master Data Register ...............................................................35
6.8.7 I2C Master Control and Status Register 0 ............................................35
6.8.8 I2C Master Control and Status Register 1 ............................................35
6.8.9 I2C Master Download Control and Status Register..................................36
6.8.10 I2C Master Clock Period Setting Register ............................................37
6.8.11 I2C Slave Mode...........................................................................38
6.8.12 I2C Slave Data Register .................................................................38
6.8.13 I2C Slave Status Register ...............................................................38
6.8.14 I2C Slave Memory Address Pointer(MAP) Register...................................39
6.8.15 I2C Slave Status Register ...............................................................39
6.9 SPI Interface...................................................................................41
6.9.1 SPI Registers Descriptions ..............................................................41
6.9.2 SPI Control Register 0...................................................................41
6.9.3 SPI Control Register 1...................................................................42
6.9.4 SPI Interrupt .............................................................................42
6.9.5 SPI Control Register 3...................................................................43
6.10 GPIO ............................................................................................44
6.10.1 GPO Data Register.......................................................................44
6.10.2 GPI Data Register........................................................................44
6.10.3 GPIO Direction Control Register.......................................................44
6.10.4 GPIO Interrupt Enable Mask Register .................................................44
6.10.5 GPIO Debouncing Register .............................................................44
6.10.6 GPI Remote Choose .....................................................................45
6.10.7 GPIO Pull-up/Down .....................................................................45
6.11 Arbitrary Sine-tone Generator ..............................................................47
6.12 Tri-Colored LED Control Setting ............................................................48
6.13 Reset............................................................................................49
6.13.1 Watchdog Reset Timer..................................................................49
7CM6533X1 Xear™ Sound Processing....................................................................50
7.1 Xear™ Surround Headphone .................................................................50